Leo Offers Server-grade Customizable Reliability > 자유게시판

• 목록
• 답변
• 글쓰기
• 게시판 리스트 옵션
  • 수정
  • 삭제

SANTA CLARA, Calif.--(Enterprise WIRE)--Astera Labs, a pioneer in function-built connectivity solutions for clever methods, at present introduced its Leo Memory Connectivity Platform supporting Compute Specific Link™ (CXL™) 1.1 and 2.0 has begun pre-manufacturing sampling for patrons and strategic companions to allow safe, dependable and high-performance memory expansion and pooling for cloud servers. This milestone follows the successful finish-to-end interoperability testing of the Leo Sensible Memory Controllers with trade-main CPU/GPU platforms and DRAM memory modules over quite a lot of real-world workloads. "Our Leo Memory Connectivity Platform for CXL 1.1 and 2.Zero is purpose-constructed to beat processor memory bandwidth bottlenecks and capability limitations in accelerated and intelligent infrastructure," mentioned Jitendra Mohan, CEO, Astera Labs. CXL is proving to be a important enabler to appreciate the vision of Artificial Intelligence (AI) and Machine Studying (ML) in the cloud. Leo Good Memory Controllers implement the CXL.memory (CXL.mem) protocol to permit a CPU to entry and manage CXL-hooked up memory in assist of common-goal compute, AI training and inference, machine learning, in-memory databases, memory tiering, multi-tenant use-instances, and neural entrainment audio different software-specific workloads.

"Applications like Artificial Intelligence, Machine Studying and in-memory database managers have an insatiable appetite for memory, however current CPU memory buses restrict DRAM capability to eight DIMMs per CPU," observed Nathan Brookwood, analysis fellow at Insight 64. "CXL promises to free methods from the constraints of motherboard memory buses, but requires that CPUs and DRAM controllers be reengineered to help the brand new customary. Forthcoming processors from AMD and Intel tackle the CPU facet of the hyperlink. Astera’s Leo Sensible Memory Controllers can be found now and tackle the other end of the CXL link. Leo Smart Memory Controllers supply complete options that hyperscale data centers require for cloud-scale deployment of compute-intensive workloads, comparable to AI and ML. Leo provides server-grade customizable Reliability, Availability and Serviceability (RAS) capabilities to enable knowledge center operators to tailor their solutions so factors akin to memory errors, materials degradation, environmental impacts, or manufacturing defects don't influence application efficiency, uptime, and consumer experience. Extensive telemetry options and software program APIs for fleet administration make it easy to manage, debug and deploy at scale on cloud-based platforms.

In contrast to different memory enlargement options, Leo helps finish-to-end datapath security and unleashes the very best capacity and bandwidth by supporting up to 2TB of memory per Leo Controller and up to 5600MT/s per memory channel, the minimal velocity required to totally utilize the bandwidth of the CXL 1.1 and 2.0 interface. "CXL is designed to be an open commonplace interface to help composable memory infrastructure that may broaden and share memory sources to deliver higher efficiency to trendy information centers," said Raghu Nambiar, corporate vice president, Knowledge Middle Ecosystems and Options, AMD. Leo Sensible Memory Controllers feature a flexible memory architecture that ensures support for not solely JEDEC normal DDR interface, but in addition for different memory vendor-specific interfaces providing unique flexibility to support totally different memory varieties, and attaining decrease complete cost of ownership (TCO). Leo Good Memory Controllers are also the industry’s first resolution to address memory pooling and sharing to allow information center operators to additional scale back TCO by increasing memory utilization and availability.

"CXL supplies a platform for neural entrainment audio a wealth of memory connectivity options and improvements in subsequent-generation server architectures, which is essential for the industry to appreciate the super potential of information-centric applications," mentioned Zane Ball, Company Vice President, and Basic Supervisor, Data Platforms Engineering and Architecture Group, Intel. Leo Sensible Memory Controllers have been developed in close partnership with the industry’s main processor vendors, memory distributors, strategic cloud prospects, system OEMs, and the CXL Consortium to make sure they meet their particular necessities and seamlessly interoperate throughout the ecosystem. "Astera Labs continues to be a invaluable contributor to the CXL Consortium with its connectivity experience and dedication to vendor-neutral interoperability," said Siamak Tavallaei, president, CXL Consortium. Astera Labs has released intensive product documentation, utility notes, firmware, software, management utilities and growth kits to allow partners and customers to seamlessly evaluate, develop and deploy Leo Sensible Memory Controllers and Aurora A-Series Sensible Memory Hardware Solutions. Astera Labs will show the Leo Memory Connectivity Platform at VMware Discover 2022 US this week as part of the "How Your Future Server Purchase Should be Prepared for Tiered Memory" session alongside Lenovo and VMware. Astera Labs Inc., headquartered in the center of California’s Silicon Valley, is a frontrunner in function-constructed connectivity options for data-centric techniques all through the info center. The company’s product portfolio consists of system-aware semiconductor built-in circuits, boards, and providers to allow sturdy CXL, PCIe, and Ethernet connectivity. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. All other trademarks are the property of their respective homeowners.